Quick Specs
Lumerical CML Compiler offers an efficient way to build high-quality INTERCONNECT and photonic Verilog-A compact models from a single source of measurement and/or simulation data.
Automatically build compact model libraries (CMLs) with a proven, automated, cross-platform model generator using the Ansys Lumerical CML Compiler.
Build and Maintain CMLs with Confidence
Efficiently create compact model libraries (CMLs) with the proven reliability of Lumerical CML Compiler. The software automates the creation, calibration, maintenance, and QA testing of INTERCONNECT and photonic Verilog-A compact model libraries from a single data source. The source data can come from experimental measurement, 2D/3D physical simulation, or a combination thereof.
Lumerical CML Compiler offers an efficient way to build high-quality INTERCONNECT and photonic Verilog-A compact models from a single source of measurement and/or simulation data.
JANUARY 2025
Ansys 2025 R1 expands photonic design capabilities with custom Verilog-A model creation for unique elements and fiber array for precise chip-to-fiber coupling loss modeling with Monte Carlo yield analysis.
This model allows CML Compiler users to create a photonic Verilog-A model for any unique, active, or passive, custom element currently not supported by CML Compiler. Users can write their own Verilog-A code to define the input-output relationship for the element.
The new fiber array enables users to model the excess loss from chip-to- fiber coupling and supports an arbitrary number of Pcell parameters and fibers in the array. Additionally, the statistically enabled model supports Monte Carlo sweeps for yield analysis, taking into account the correlation between the statistical parameters.
CAPABILITIES
CML Compiler automates the creation, maintenance, and QA testing of INTERCONNECT and Verilog-A photonic compact model libraries (CMLs) from a single data source of measurements and simulation results.
CML Compiler simplifies building accurate photonic compact models for your photonic PDK, enabling photonic integrated circuit design.
Ansys는 모든 사용자가 당사 제품에 액세스할 수 있다는 것을 가장 중요하게 생각합니다. 따라서 US Access Board(508조), Web Content Accessibility Guidelines(WCAG) 및 Voluntary Product Accessibility Template(VPAT)의 현재 형식에 근거한 접근성 요구 사항을 준수하기 위해 노력하고 있습니다.