Quick Specs
Lumerical CML Compiler offers an efficient way to build high-quality INTERCONNECT and photonic Verilog-A compact models from a single source of measurement and/or simulation data.
Ansys Lumerical CML Compiler
Model Library Development for Photonic PDKs
Automatically build compact model libraries (CMLs) with a proven, automated, cross-platform model generator using the Ansys Lumerical CML Compiler.
SOLVE THE UNSOLVABLE
Build and Maintain CMLs with Confidence
Efficiently create compact model libraries (CMLs) with the proven reliability of Lumerical CML Compiler. The software automates the creation, calibration, maintenance, and QA testing of INTERCONNECT and photonic Verilog-A compact model libraries from a single data source. The source data can come from experimental measurement, 2D/3D physical simulation, or a combination thereof.
-
Automatically Build High-Quality CMLs
-
Generate Statistically Enabled Libraries
-
Support Multiple EPDA Workflows
-
Encrypt Models to Protect IP
-
Version-controlled CMLs -
Model encryption for IP protection -
Structured input templates and data validation
-
Automated testbench generation -
Cross-platform model generation -
INTERCONNECT and photonic Verilog-A models
-
Model calibration using measurement data -
Fixed and parameterized models -
Parameterized and statistical models
2024년 7월
새로운 기능
Ansys Lumerical CML Compiler 2024 R2는 Verilog-A 파라미터화된 PD 모델을 개선하여 포토닉 컴팩트 모델 생성 프로세스를 더욱 단순화합니다.
CML-Compiler 모델 개선 사항
CML Compiler의 Verilog-A 파라미터화된 PD 모델은 여러 가지 기능을 지원합니다 여기에는 정확한 하중 효과를 모델링하는 전기적 등가 회로, 모델 채널 크로스토크에 대한 주파수 혼합, SNR(신호 대 잡음비) 및 BER(비트 오류율)을 정확하게 계산하는 산탄 잡음이 포함됩니다.
리소스
CAPABILITIES
Build Compact Model Libraries with Ansys Lumerical CML Compiler
CML Compiler automates the creation, maintenance, and QA testing of INTERCONNECT and Verilog-A photonic compact model libraries (CMLs) from a single data source of measurements and simulation results.
Key Features
CML Compiler simplifies building accurate photonic compact models for your photonic PDK, enabling photonic integrated circuit design.
- Automate Compact Model Generation
- Statistical Enablement
- IP Protected INTERCONNECT and photonic Verilog-A Models
영상
James Pond 박사와 함께하는 Lumerical CML Compiler의 시작
사례 연구
참조 매뉴얼
누구나 활용 가능한 Ansys 소프트웨어
Ansys는 모든 사용자가 당사 제품에 액세스할 수 있다는 것을 가장 중요하게 생각합니다. 따라서 US Access Board(508조), Web Content Accessibility Guidelines(WCAG) 및 Voluntary Product Accessibility Template(VPAT)의 현재 형식에 근거한 접근성 요구 사항을 준수하기 위해 노력하고 있습니다.
See What Ansys Can Do For You
See What Ansys Can Do For You
Contact Us
Contact us today
